Regviz

NXP Semiconductors /LPC11Uxx /SYSCON /NMISRC

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as NMISRC

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC11Uxx/SYSCON/NMISRC#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0IRQNO0RESERVED0 (NMIEN)NMIEN

Description

NMI Source Control

Fields

IRQNO

The IRQ number of the interrupt that acts as the Non-Maskable Interrupt (NMI) if bit 31 is 1. See Table 58 for the list of interrupt sources and their IRQ numbers.
RESERVED

Reserved
NMIEN

Write a 1 to this bit to enable the Non-Maskable Interrupt (NMI) source selected by bits 4:0.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data